January 30 – Day 3 – Enabling the EEPROM Serial Peripheral Interface

Our IoT design contains a pair of EEPROMs in its nonvolatile memory subsystem. One of the EEPROMs is a specialized IC that contains a factory-programmed, globally unique 48-bit node address. The other EEPROM is a standard 256Kbit device.  Both EEPROMs require an SPI communications portal. Today’s tasks include coding a suitable SPI communications path, reading and writing the 256Kbit EEPROM, and retrieving the globally unique 48-bit node address from the specialty EEPROM.