HOME  |  NEWS  |  BLOGS  |  MESSAGES  |  FEATURES  |  VIDEOS  |  WEBINARS  |  INDUSTRIES  |  FOCUS ON FUNDAMENTALS
  |  REGISTER  |  LOGIN  |  HELP
Alexander Wolfe
User Rank
Blogger
FFT calculations
Alexander Wolfe   12/7/2011 9:43:18 AM
NO RATINGS
I remember how FFT were both a bane and a boon in engineering school. Fast Fourier Transforms are at the heart of communications theory, and are actually very interesting. At the same time, the initial learning curve, while not step, is not trivial either. On the implementation side, an flexibility you can gain regarding setting the parameters you want for digital signal processing apps is a significant design advantage, so this is a valuable article by Jon.

naperlou
User Rank
Blogger
Re: FFT calculations
naperlou   2/17/2012 10:44:25 AM
NO RATINGS
Once, when I was using FFTs a lot, I took an advanced math course at a university (I was going back to school to complete a degree).  Transforms figured a lot in this class (LaPlace, Fourier).  When we got to Fourier Transforms (DFT) I was waiting for some insight from the professor on the FFT.  I was implementing these for some complex signal processing research projects.  Finally, I went up to the professor and asked about the FFT.  He looked at me blankly and I felt really dumb.  So, I went home and looked at my books of the FFT (I had several, and fortunately the company was paying for them).  So, next class I explained what I was interested in.  His response was that he was a theoretical mathematician.  He did not care how long it took someone like me to comptue it.  Live and learn.

Charles Murray
User Rank
Blogger
Mechanical engineer's question
Charles Murray   12/7/2011 3:14:56 PM
NO RATINGS
Jon: Lyons appears to be saying that the signal-to-noise increases as the FFT processes more points. So if I'm a mechanical engineer employing an ADC in my product, what lesson I can learn from this?

Jon Titus
User Rank
Blogger
Re: Mechanical engineer's question
Jon Titus   12/7/2011 3:27:22 PM
NO RATINGS
When you look at the FFT plot in an ADC data sheet, it's easy to mistakenly interpret the results as showing a noise floor lower than expected, and thus a expect the ADC to deliver a larger signal-to-noise ratio. The more points you take, the better the plot looks because of the way the FFT spreads energy among the various frequency bins. The plots of FFT results don't tell the whole story, so use them with care and pay attention to the numeric specs the ADC manufacturer provides. Or better yet, get some IC samples, or ask for a "loaner" ADC module, and run some tests in your own measurement environment. I also wanted to show there's a mathematical reason why the FFT plots look the way they do.--Jon

DRL
User Rank
Iron
Caution - you are about to enter the "no gain" zone...
DRL   12/14/2011 8:01:09 PM
NO RATINGS
While it is true that SNR improvements can be enjoyed at the expense of reduced bandwidth, "there ain't no free lunch". By the very definition, FFT implies a sampled system. So if we are using a sampled data set as opposed to a continuous time analysis using DFT, where is the discussion on the sampler?

Life would be pretty easy if the signal world existed of singular tones but in the real world the signals we need to resolve occupy more than 1 bin of the FFT. (can I interest you in a jar of OFDM?)

While it is true that the processing gain in dB is 10*log(BW1/BW2) if BW2 is smaller than BW1, there are 2 additional parameters that are critical to achieving the ideal improvement in the aforementioned equation.

Settling time and aperture jitter cannot be ignored.

For example if it is desired to resolve a 4.096 V full scale signal to 12 bits accuracy at 10 MHz sample rate, the analog path has to settle to within 1 mV of the final value in 100 nS. Can you say "40 volts / uS slew rate"? If the amplifiers can't do that say goodbye to best case 74 dB SNR no matter what the FFT processing gain is.

If the clock is noisy, well you know the answer by now. If you want to get the SNR out of that 12 bit 10 Ms/s ADC better be sure to keep the clock jitter to 2 pS.

Regards,

Don 

Jon Titus
User Rank
Blogger
Re: Caution - you are about to enter the "no gain" zone...
Jon Titus   12/15/2011 11:11:15 AM
NO RATINGS
Thanks for your comments, Don.  You are correct about accounting for the jitter and settling time in ADC measurements.  It's sometimes difficult to get everything in a 400-word column, so the January column discusses where the "noise" in a signal-to-noise ratio (SNR) comes from.  I included information about jitter and can cover this aspect to measurements in other column, too.  The January column lists several good references.  Again, thanks. --Jon



Partner Zone
Latest Analysis
Hacking has a long history in the movies, beginning with Tron and War Games and continuing through The Girl with the Dragon Tattoo.
In a move that strengthens its 3D design business, Stratasys continued a 15-month buying spree this week by announcing its plan to acquire GrabCAD, a provider of a cloud-based collaboration environment for engineers.
Feature-advantage-benefit could help engineers in how we approach design problems, how we sell our ideas to management, and how we market ourselves when it comes to jobs.
Many diverse markets take advantage of semiconductor IP; so many that no one can recite the entire list without leaving off several. So why do we track all the vertical markets? They all have a unique set of requirements and value attributes differently. One major vertical market segment is automotive.
Adam Berger hacked a computer keyboard into a mini key-tar to play with his band.
More:Blogs|News
Design News Webinar Series
9/10/2014 11:00 a.m. California / 2:00 p.m. New York
7/23/2014 11:00 a.m. California / 2:00 p.m. New York
7/17/2014 11:00 a.m. California / 2:00 p.m. New York
6/25/2014 11:00 a.m. California / 2:00 p.m. New York
Quick Poll
The Continuing Education Center offers engineers an entirely new way to get the education they need to formulate next-generation solutions.
Sep 22 - 26, MCU Software Development A Step-by-Step Guide (Using a Real Eval Board)
SEMESTERS: 1  |  2  |  3  |  4  |  5  |  6


Focus on Fundamentals consists of 45-minute on-line classes that cover a host of technologies. You learn without leaving the comfort of your desk. All classes are taught by subject-matter experts and all are archived. So if you can't attend live, attend at your convenience.
Next Class: September 30 - October 2
Sponsored by Altera
Learn More   |   Login   |   Archived Classes
Twitter Feed
Design News Twitter Feed
Like Us on Facebook

Sponsored Content

Technology Marketplace

Copyright © 2014 UBM Canon, A UBM company, All rights reserved. Privacy Policy | Terms of Service