ELECTRONICS: Crystek’s CPLL58-3900-4300 PLL/Synthesizer operates from 3,900 to 4,300 MHz with a typical step size of 2,500 KHz. Engineered and manufactured in the U.S., it is housed in a compact 0.582 x 0.8 x 0.15-inch SMD package, which saves board space. Crystek’s PLL/Synthesizer construction essentially wraps a VCO around a PLL in a package that’s only marginally larger than a VCO on its own, and significantly smaller than separate VCO/PLL modules. The CPLL58-3900-4300 needs only an external frequency reference and supply voltages for the internal PLL (phase lock loop) and VCO (voltage controlled oscillator), and is programmed using a standard three line interface (Data, Clock and Load Enable). Typical phase noise for the CPLL58-3900-4300 is -95 dBc/Hz at 10 KHz offset with minimum output power of 3 dBm. VCO voltage is 5V dc; PLL voltage is 3V dc. Second harmonic suppression is -15 dBc typical. It is ideal for use in telecommunications, computers, radio equipment, base stations and other electronic applications.
Siemens and Georgia Institute of Technology are partnering to address limitations in the current additive manufacturing design-to-production chain in an applied research project as part of the federally backed America Makes program.
Independent science safety company Underwriters Laboratories is providing new guidance for manufacturers about how to follow the latest IEC standards for implementing safety features in programmable logic controllers.
Automakers are adding greater digital capabilities to their design and engineering activities to promote collaboration among staff and suppliers, input consumer feedback, shorten product development cycles, and meet evolving end-use needs.
Focus on Fundamentals consists of 45-minute on-line classes that cover a host of technologies. You learn without leaving the comfort of your desk. All classes are taught by subject-matter experts and all are archived. So if you can't attend live, attend at your convenience.